JPH0215095B2 - - Google Patents
Info
- Publication number
- JPH0215095B2 JPH0215095B2 JP3998885A JP3998885A JPH0215095B2 JP H0215095 B2 JPH0215095 B2 JP H0215095B2 JP 3998885 A JP3998885 A JP 3998885A JP 3998885 A JP3998885 A JP 3998885A JP H0215095 B2 JPH0215095 B2 JP H0215095B2
- Authority
- JP
- Japan
- Prior art keywords
- cpu
- signal
- chip
- general
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/17—Interprocessor communication using an input/output type connection, e.g. channel, I/O port
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
- G06F13/285—Halt processor DMA
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Software Systems (AREA)
- Bus Control (AREA)
- Multi Processors (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3998885A JPS61198356A (ja) | 1985-02-27 | 1985-02-27 | マルチプロセツサ・システム |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3998885A JPS61198356A (ja) | 1985-02-27 | 1985-02-27 | マルチプロセツサ・システム |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS61198356A JPS61198356A (ja) | 1986-09-02 |
| JPH0215095B2 true JPH0215095B2 (en]) | 1990-04-11 |
Family
ID=12568320
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3998885A Granted JPS61198356A (ja) | 1985-02-27 | 1985-02-27 | マルチプロセツサ・システム |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS61198356A (en]) |
-
1985
- 1985-02-27 JP JP3998885A patent/JPS61198356A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS61198356A (ja) | 1986-09-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5517624A (en) | Multiplexed communication protocol between central and distributed peripherals in multiprocessor computer systems | |
| JPH0215095B2 (en]) | ||
| JP2565916B2 (ja) | メモリアクセス制御装置 | |
| JPH0222748A (ja) | 不揮発生メモリ制御回路 | |
| JPS6341103B2 (en]) | ||
| JP2574821B2 (ja) | ダイレクトメモリアクセス・コントローラ | |
| JPH0114616B2 (en]) | ||
| JPS63278168A (ja) | バス制御装置 | |
| JPS59231639A (ja) | 端末インタ−フエ−ス装置 | |
| JPH0214741B2 (en]) | ||
| JPS6379161A (ja) | 半導体記憶装置 | |
| JPS62249263A (ja) | ダイレクトメモリアクセスコントロ−ラ | |
| JPS62127962A (ja) | マイクロコンピユ−タ | |
| JPS63104155A (ja) | 電子計算機 | |
| JPH02211571A (ja) | 情報処理装置 | |
| JPS5999522A (ja) | 入出力制御方式 | |
| JPH03228163A (ja) | データ転送装置 | |
| JPS61153770A (ja) | 画像処理装置 | |
| JPS63146148A (ja) | バス方式 | |
| JPS63318651A (ja) | メモリ管理回路 | |
| JPH02211570A (ja) | バスマスタ切り換え制御方式 | |
| JPS6068462A (ja) | マルチプロセッサ・システム | |
| JPS63300346A (ja) | Ｄｍａ制御方式 | |
| JPS6352257A (ja) | マイクロプロセツサ | |
| JPH04119448A (ja) | 動作タイミング制御方式 |